


AsipIDE Tutorial

Bringing together GALS design
and open-source tools
in a hardware-software-FPGA
co-simulation flow



Lilian Janin, Doug Edwards
ASYNC-NOCS 2010

EU Project GALAXY

- GALs interfAce for compleX digital sYstem integration 
- Supported by
 - European Commission
 - 7th Framework Programme (2007-2013)
 - Objective ICT-2007.3.3:
Embedded System Design

EU Project GALAXY

■ GALAXY Project Partners

- IHP GmbH - Innovations for High Performance Microelectronics (Germany)
- EPFL - Ecole Polytechnique Fédérale de Lausanne (Switzerland)
- Università di Bologna (Italy)
- Silistix UK Ltd. (United Kingdom)
- Infineon Technologies AG (Germany)

3

EU Project GALAXY

■ GALAXY Project Goals

- Remove existing barriers to the adoption of GALS technology
- Integrated GALS design flow
- Interoperability framework between existing open and commercial CAD tools
- Heterogeneous systems at mixed levels of abstraction
- Novel Network-on-Chip capabilities

4

EU Project GALAXY

- GALAXY Demonstrator:
Wireless communication system in
40nm CMOS process
 - Evaluate GALS approach to solve system
integration issues
 - Prove robustness to process variability
problems in nanoscale geometries
 - Explore the low EMI properties, inherent
low-power features

5

Tutorial Overview

- General presentation of tools and IDE
- Demo of main features
- Hands-on: A home surveillance system

6

General presentation of tools and IDE

■ Motivation

- Bringing GALS to the masses!
- Gcc brought software programming to home users
- Many open-source/freely-available hardware design tools
 - Icarus Verilog simulator
 - Xilinx ISE
 - VHDL Alliance tools from Lip6
- But full open-source hardware-software-FPGA design flow still unclear
- Also integrates commercial tools

General presentation of tools and IDE

- ### ■ AsipIDE connects existing tools together to form a (co-)simulation design flow
- Iterative design methodology
 - Transforming software...
 - ...to hardware
 - Hardware-software-FPGA co-simulation
 - Automatically generated GALS communications
 - Graphical debugging
 - Multiple abstractions represented together
 - Animation from simulation traces


General presentation of tools and IDE

- Calculator demo
 - Demonstrates iterative GALS prototyping
- Baseband processor&G3card demo
 - Demonstrates scalable environment
 - Navigation in large embedded system
- Features demo

9

Calculator Demo


- **Calculator:**
 - Keyboard
 - LCD
 - Main program
 - polling the keyboard
 - processing
 - sending value to LCD
 - Keyboard asynchronous interface
 - LCD asynchronous interface



10


Calculator Demo

- High level architecture in C/C++
- Step-by-step implementation on hardware
- FPGA board prototyping



11

Calculator Demo




Step 1. All in Software

- Software simulation
- Hardware

12


Calculator Demo



Step 2. Keyboard in Hardware


- Software simulation
- Hardware

Calculator Demo: FPGA board



Calculator Demo: FPGA board


- Simplified view of board for Galaxy tools



15

Calculator Demo: FPGA board


- Simplified view of board
- Importing components to targets



16

Calculator Demo: FPGA board


- Simplified view of board
- Importing components to targets
- Links Analysis
 - Impossible links re-routed



17


Calculator Demo: Hw-Sw Sync-Async Cosimulation

- Main execution on host
- SystemC transaction "*poll keyboard*"
 - Sent to *router1*
 - Routed through *router2* and *router3*
 - Converted to hardware asynchronous channel transaction
- Verilog *keyboard_if*:
 - Synchronous implementation
 - Asynchronous interface




External Tool Flow

Xilinx tool flow integrated with
SystemC and C++ flows



Calculator Demo




Step 3. All in Hardware

- Software simulation
- Hardware


Baseband processor & G3card Demo

- Illustrating scalability
 - Zoom & pan inside large designs



21

Baseband processor & G3card Demo



22

Features Demo

- Automatic instantiation of adapters
- Automatic use of transactors
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated
- Selection of any simulators or FPGA target
 - Ability to use asynchronous-specific simulators: Balsa, Petri nets
- Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)
- Trace file animation, debugging
 - Colour-based channel representation, clearer and saving space
 - Asynchronous debugging such as deadlock detection
- Asynchronous NoC
 - XPipes: graphical updates → regenerates everything automatically


23

Features Demo

- **Automatic instantiation of adapters**
- Automatic use of transactors
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated
- Selection of any simulators or FPGA target
 - Ability to use asynchronous-specific simulators: Balsa, Petri nets
- Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)
- Trace file animation, debugging
 - Colour-based channel representation, clearer and saving space
 - Asynchronous debugging such as deadlock detection
- Asynchronous NoC
 - XPipes: graphical updates → regenerates everything automatically

24

Features Demo: Automatic instantiation of adapters



25

Features Demo

- Automatic instantiation of adapters
- **Automatic use of transactors**
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated
- Selection of any simulators or FPGA target
 - Ability to use asynchronous-specific simulators: Balsa, Petri nets
- Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)
- Trace file animation, debugging
 - Colour-based channel representation, clearer and saving space
 - Asynchronous debugging such as deadlock detection
- Asynchronous NoC
 - XPipes: graphical updates → regenerates everything automatically

26

Features Demo: Automatic use of transactors

Galaxy Integrated Design Environment

File Edit Design Run Help

New Open Save Undo Redo Project Properties Show Tool Flow Run Simulation Quit

component_library_view graph_view

Library components

- NewProject
- lib_demo.asip.xml
 - AsipRouterARM
 - AsipRouterHost
 - AsipRouterVirtex
 - CalculatorCore
 - ChannelAdapter
 - HandwrittenMain
 - HandwrittenMainAdapt
 - HandwrittenMainInside
 - HandwrittenMainNew
 - jimsFpgaBoardAsipRo
 - jimsFpgaBoardAsipRo

simulation_controller_view

Simulation

Slow 3.0 Fast

Duration:# Update

Animation

Animate Slow 6.0 Fast

Time:0

Top: NewProject / default

Multiple abstractions enabled by transactors

SystemC-TLM implementation + TLM interface => direct connection

Verilog implementation + pin-level interface => direct connection

But Verilog implementation + TLM interface => Transactor.

property_view

Component Instance

Type: comp1

ID: CalculatorCore

Impl Ref: Verilog

Interface: TLM

--Componer: pin-level

Comp Desc: synchronous-pin-level channels

sub-type sub-circuit

simulation_targets_view

SystemC UWB execution

VCS

Apply

27

Features Demo

- Automatic instantiation of adapters
- Automatic use of transactors
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated**
- Selection of any simulators or FPGA target
 - Ability to use asynchronous-specific simulators: Balsa, Petri nets
- Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)
- Trace file animation, debugging
 - Colour-based channel representation, clearer and saving space
 - Asynchronous debugging such as deadlock detection
- Asynchronous NoC
 - XPipes: graphical updates → regenerates everything automatically

Features Demo: Switching between abstractions

A component is made of 2 parts: interface + implementation

Implementation = inside of the component

Multiple implementations can describe same behaviour in different languages

Switching between implementations gives a practical way to explore different levels of abstractions

SystemC Verilog VHDL Petri Nets C Balsa ...

29

Features Demo

- Automatic instantiation of adapters
- Automatic use of transactors
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated
- **Selection of any simulators or FPGA target**
 - **Ability to use asynchronous-specific simulators: Balsa, Petri nets**
- Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)
- Trace file animation, debugging
 - Colour-based channel representation, clearer and saving space
 - Asynchronous debugging such as deadlock detection
- Asynchronous NoC
 - XPipes: graphical updates → regenerates everything automatically

30

Features Demo: Simulator/FPGA selection


The screenshot shows the Galaxy IDE interface with several callouts highlighting key features:

- Simulation Control**: Located at the top of the simulation controller view.
- Independent simulator selection for each component**: Points to the component library view on the left.
- SystemC component**: Points to a component in the library.
- 1 SystemC simulator registered**: Points to the SystemC-TLM target in the simulation targets view.
- Verilog component**: Points to a component in the library.
- Many Verilog simulators registered**: Points to the Verilog target in the simulation targets view.
- Some software simulators...**: Points to the dropdown menu in the simulation targets view.
- ...and some hardware targets (FPGA boards)**: Points to the hardware targets in the simulation targets view.

Features Demo

- Automatic instantiation of adapters
- Automatic use of transactors
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated
- Selection of any simulators or FPGA target
 - Ability to use asynchronous-specific simulators: Balsa, Petri nets
- **Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)**
- Trace file animation, debugging
 - Colour-based channel representation, clearer and saving space
 - Asynchronous debugging such as deadlock detection
- Asynchronous NoC
 - XPipes: graphical updates → regenerates everything automatically

Features Demo: Tool flows




33

Features Demo

- Automatic instantiation of adapters
- Automatic use of transactors
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated
- Selection of any simulators or FPGA target
 - Ability to use asynchronous-specific simulators: Balsa, Petri nets
- Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)
- **Trace file animation, debugging**
 - **Colour-based channel representation, clearer and saving space**
 - **Asynchronous debugging such as deadlock detection**
- Asynchronous NoC
 - XPipes: graphical updates → regenerates everything automatically

34

Features Demo: Trace file animation for debugging




35

Features Demo


- Automatic instantiation of adapters
- Automatic use of transactors
- Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated
- Selection of any simulators or FPGA target
 - Ability to use asynchronous-specific simulators: Balsa, Petri nets
- Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (queues)
- Trace file animation, debugging
 - Colour-based channel representation, clearer and saving space
 - Asynchronous debugging such as deadlock detection
- **Asynchronous NoC**
 - **XPIpes: graphical updates → regenerates everything automatically**

36

Features Demo: Asynchronous XPipes NoC



Features Demo: Asynchronous XPipes NoC



Features Demo: Asynchronous XPipes NoC

The screenshot shows the Galaxy IDE interface with a network-on-chip (NoC) topology. The central graph view displays a 2-ary 4-tree structure, which is a hierarchical tree-based network. Three blue callouts point to the topology name and its components: "2-ary 1-mesh", "2-ary 3-tree", and "2-ary 4-tree". The left sidebar shows a library of components including initiators, targets, and switches. The bottom panel shows simulation controls with a play button and a "vcs" target.

Features Demo: Asynchronous XPipes NoC

The screenshot shows the Galaxy IDE interface with a different NoC topology. The central graph view displays a 3-ary 2-mesh structure, which is a mesh-based network. Four blue callouts point to the topology name and its components: "2-ary 1-mesh", "2-ary 3-tree", "2-ary 4-tree", and "3-ary 2-mesh". The left sidebar shows a library of components including an example33, noc_interconnect, and various initiators and switches. The bottom panel shows simulation controls with a play button and a "vcs" target.

Hands-on: A home surveillance system

■ Motivation

- Typical application which home developers would like to use FPGAs for, but encounter design flow problems
- Linux-based solutions available
 - USB webcam
 - Zoneminder analysis
 - Remote storage
 - High purchase cost
 - High consumption
- FPGA cheaper final solution

41

Hands-on: A home surveillance system

■ Video processing application

- Webcam → motion detection → video encoding → ethernet streaming to remote server

■ Outline

- Requirements definition
- Identification of re-usable open-source components
- Creation of components, architecture exploration
- Components assembly, automatic adapters
- Automatic code generation, code running in SW
- Iterative refinement of SW components to HW
- Co-simulation software-FPGA


42

Requirements Definition

- Inputs: webcam + keypad
- Outputs:
 - Ethernet connection to send the motion-detected images/videos
 - Replaced by local VGA output for the demo
- Movement is detected by subtracting 2 consecutive frames
- Changes in input frame pixels start the recording
- Threshold set by keypad


43

Block Diagram




44

Block Diagram



45


Demo Contents



1. All simulated in software at TLM level

46


Demo Contents



2. Keypad refined to Verilog Co-debugging SystemC TLM-Verilog

47


Demo Contents



3. Keypad moved to hardware Transaction routing through board's CPU and FPGA Co-debugging hardware-software

48

Demo Contents



4. Processor and output moved to hardware Based on re-usable open-source cores

49

Identification of re-usable open-source components

Available from www.opencores.org

- Keypad scanner
- JPEG-MJPEG video encoder
- VGA/LCD controller
- Wishbone Memory wrapper

50

Start of Hands-on

- Initialise environment



```
source asipide_env_setup
```
- Create and enter your own directory


```
mkdir your_name  
cd your_name
```
- Start IDE


```
asipide
```

Hands-on Step 1 - How to: Create a new component

- If it will contain sub-components
 - Select the parent component in the graphical design view
 - Design Menu → Create component → Create sub-circuit component
- If it will be a “leaf” component, referring to existing source code files
 - Select the parent component in the graphical design view
 - Design Menu → Create component → Create single element component



Step 1 - How to: Create a new component

- After a component creation, the IDE enters “Edit mode”
 - Components can be moved
 - Components can be resized
- Next created component will inherit the same size
- You can edit the component and instance names in the Property View

53


Step 1: Creation of component architecture

Create these 6 components:

- Image_processor
- Frame_grabber
- Keypad_scanner
- Video_output, with sub-components:
 - Video_encoder
 - Ethernet_output

54

Step 1 - Result: Created components



55

Components assembly

- We will now import and assemble the components together
- Often the hardware is not available at the start of a project. We need to do as much as possible using software and simulators.
- ➔ Version 1 (mostly to define the architecture and the main communication data types):
 - Frame_grabber component will take its input from files
 - Ethernet output will dump results to a file
 - Image processor will just subtract the new frame's pixels values from the previous frame's and check whether the max pixel change goes over a certain threshold
 - Video encoder will use free software encoders: ffmpeg/libavcodec
- Communications will use TLM, the highest level of abstraction integrated in AsipIDE.


56

Definition of ASIP communication types

- The *image processor* will be the main module (initiating requests)
 - Initiates requests to *frame grabber*
 - Sends probe requests to *keypad scanner*
 - Provides commands and data to *video output*
- Create TLM ports for each component
 - Select appropriately *target* or *initiator*
- Connect TLM ports

Hands-on Step 2 - How to: Create a component port

1. Select component in the graphical design view
2. Design Menu → Create port → Create TLM port
3. In Property View: Select port direction




Creation of component ports

Create the following ports:

- Image processor
 - 3 TLM initiator ports
- Frame grabber
 - 1 TLM target port
- Keypad scanner
 - 1 TLM target port
- Video encoder
 - 1 TLM target port + 1 TLM initiator port
- Ethernet output
 - 1 TLM target port


Step 2 - Result: Created ports



Hands-on Step 3 - How to: Connect two component ports

Several ways to do it, one being:

- Switch to “Connection mode” by clicking the first icon below the design view
- For each connection:
 - Move the mouse near port 1
 - It should get highlighted when you are close enough
 - Click and drag the mouse to port 2
 - Release
- Deactivate “Connection mode” by clicking the first icon below the design view



61


Step 3: Connecting components

Create the following connections:

- Image processor → Frame grabber
- Image processor → Keypad scanner
- Video encoder → Ethernet output
- Image processor → Video encoder
(Move the automatically created port to a better position)

62


Step 3 - Result: Connected components



63

Hands-on Step 4 - How to: Assign source code to a component

- Select the component
- In Property View
 - Use the File entry's "Browse..." button to select the relevant file



Browse
button

64

Component implementations


- We prepared a SystemC implementation for each component
 - Available in directory
`~/AsipIDE/SystemC/`
- Assign the some source code to each component
 - Image processor: *image_processor.cpp*
 - Frame grabber : *frame_grabber.cpp*
 - Keypad scanner: *keypad_scanner.cpp*
 - Video encoder: *video_encoder.cpp*
 - Ethernet output: *ethernet_output.cpp*

Hands-on Step 5: SystemC simulation

- Start simulation
 - Click Simulation Menu → Run Simulation
- Automatic generation of top-level SystemC code
- Reads input from directory *images*
- Streams output to file
/tmp/asipide_tutorial.mpg
 - Output can be played with mplayer

Debugging: Design view animation

- Simulation trace observable in IDE
- Controlled via *Simulation controller view*



67


Connecting a real webcam

- Still in software
- New implementation of *frame grabber*
 - Access to webcam from the host computer
- SystemC source code provided

68

Hands-on Step 6 - How to: Create an extra implementation

1. Select component in the graphical design view
2. Design Menu → Create component → Create an implementation




69

Step 6: New component implementation

- Select the *frame_grabber* component
- Create a new implementation
 - Of type “single-element”
 - Attached to the source code *frame_grabber_webcam.cpp*
- Check that the new implementation is selected
- Simulate

70

Demo Contents



2. Keypad refined to Verilog Co-debugging SystemC TLM-Verilog

71

Iterative refinement to hardware

- With everything working at TLM level, we will slowly move components to Verilog and then to hardware
- TLM ports refined to pin level
- Starting with the keypad

72

Hands-on Step 7: Changing *keypad* to *keypad_v2*

1. Add library *demo_hardware_lib_1*
2. Drag&drop *keypad_v2* on top of *keypad_scanner*
3. A new dialog suggests how the connections from the old component can be transferred to the new component. Accept the suggested mapping.

73

Hands-on Step 7: *keypad_v2* inspection


- Select *keypad_v2* for inspection
- Two implementations
 - Our first SystemC TLM implementation
 - A new Verilog implementation
- Two interfaces
 - TLM interface
 - Pin-level interface

74


Hands-on Step 7: *keypad_v2* transactor

- Different combinations of implementation + interface possible
 - TLM impl. + TLM interface
 - as used until now
 - Verilog impl. + pins interface
 - No connections between *keypad_v2*'s pins and *image_processor*'s TLM ports
 - TLM impl. + pins interface
 - We haven't defined a transactor for this, as we don't plan to simulate using this configuration
 - Verilog impl. + TLM interface
 - Useful to us, as the TLM interface can connect to the *image_processor*'s TLM ports
 - Transactor automatically instantiated

Step 7 - Result: *keypad_v2* transactor



Demo Contents



3. Keypad moved to hardware

Transaction routing through board's CPU and FPGA
Co-debugging hardware-software

77

Targeting Hardware


- We want to use a real hardware keypad
- But keep the rest in simulators

Problem:

- No direct link between host and keypad
- Need to go through Host → Serial cable
→ ARM CPU → Bus → FPGA →
Keypad


78

FPGA board




Hands-on Step 8: Targeting the FPGA board

- Select the inner component inside *keyboard_v2*
- In *Property View*, select the desired *Target*:
“*Virtex FPGA on demo board*”



Hands-on Step 8: Targeting the FPGA board


- The *Simulation targets view* detects that the 2 simulation targets cannot communicate directly (blue link)



81


Hands-on Step 8: Targeting the FPGA board

1. Select the blue link
2. Apply the suggested ASIP routers



82


Step 8 - Results: Targeted FPGA board



Hands-on Step 9: FPGA-software co-simulation

- Click on the icon “Show *Tool Flow*”
- Launching Simulation
 - Generates SystemC to FPGA board communications
 - Generates top-level code for each target
 - SystemC
 - Host to board controller (precompiled software)
 - Board’s ARM CPU
 - Board’s FPGA

Step 9 - Results: Tool Flow



85


Step 9 – Results: Hardware-software co-simulation

- SystemC requests to the keypad module are forwarded to the hardware keypad via:
 - Host to board controller
 - Board's ARM CPU
 - Board's FPGA
- Response forwarded back


86

Hw-Sw Sync-Async Cosimulation

- Main execution on host
- SystemC transaction “poll keyboard”
 - Sent to *router1*
 - Routed through *router2* and *router3*
 - Converted to hardware asynchronous channel transaction
- Verilog *keyboard_if*:
 - Synchronous implementation
 - Asynchronous interface



Demo Contents



- 4. Processor and output moved to hardware**
 Based on re-usable open-source cores

Open-source IP Re-use

- IP re-use from www.opencores.org
 - Video output
 - *VGA/LCD Controller*
 - Keypad scanner
 - *Keypad Scanner*
 - Frame grabber
 - Hand-made component
- Opencores components use *Wishbone* interface

89

Final refinement to hardware

- Definition of ports at pin level
- Verilog implementations of modules
- All modules moved to FPGA

90

Hands-on Step 10: IP Re-use

- Open and inspect *tutorial_final_1.asip.xml*
- This project illustrates how the cores from opencores.org were imported and connected together in a synchronous way (1 clock domain) with Wishbone interconnect

91

Hands-on Step 11: Integration in existing frameworks

- Launch Simulation
 - Environment is setup to demonstrate interactive use of ISE within AsipIDE compilation/synthesis flow
 - Instead of compiling and reporting errors in AsipIDE, designers can debug the Verilog inside ISE while other compilation branches (ARM ASM, SystemC, ...) follow their own tool flows

92

Hands-on Step 12: Assisted GALS design

- Open and inspect *tutorial_final_2.asip.xml*
- This project illustrates “assisted GALS design”
 - Same cores from opencores.org
 - Wrapped by AsipIDE with GALS interfaces
 - Can serve to bootstrap GALS project or to learn about GALS

93

Quick Peek

- Feature coming soon: Embedded visualisation of HDL
 - E.g. Verilog components will show their inner synthesised netlist
 - Trace file events will be animated on the netlist in the GUI
 - Multiple languages visualised simultaneously

94

AsipIDE Tutorial

Thank You!

